

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO.  | F  | ILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO.   |  |
|------------------|--|------------|----------------------|---------------------|--------------------|--|
| 10/758,317       |  | 01/15/2004 | Vincent S. Chang     | 2003-0287/24061.627 | 5370               |  |
| 42717            | 7590   | 09/26/2005 | . •                  | EXAM                | EXAMINER           |  |
|                  | HAYNES AND BOONE, LLP<br>901 MAIN STREET, SUITE 3100 |            |                      |                     | DEO, DUY VU NGUYEN |  |
| DALLAS, TX 75202 |  |            |                      | ART UNIT            | PAPER NUMBER       |  |
| •                |  |            |                      | 1765                |                    |  |

DATE MAILED: 09/26/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

| <del></del>   |  | Application No.  | Applicant(s)  |  |  |  |
|---|--|--|---|--|--|--|
|   |  |  | CHANG ET AL.  |  |  |  |
| Office Action Summary   |  | 10/758,317<br>Examiner   | Art Unit  |  |  |  |
|   | • • • • • • • • • • • • • • • • • • •  |  | 1765  |  |  |  |
|   | The MAILING DATE of this communication app   | DuyVu n. Deo<br>ears on the cover sheet with the c   |   |  |  |  |
| Period fo   |  |  | ••••••••••••••••••••••••••••••••••••••  |  |  |  |
| WHIC<br>- Exter<br>after:<br>- If NO<br>- Failu<br>Any r  | ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATES as a solid part of the may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE! | I.<br>lety filed<br>the mailing date of this communication.<br>D (35 U.S.C. § 133). |  |  |  |
| Status  |  |  |   |  |  |  |
| 2a)□  | Responsive to communication(s) filed on <u>15 Ja</u> This action is <b>FINAL</b> . 2b)⊠ This Since this application is in condition for allowar closed in accordance with the practice under E   | action is non-final.<br>nce except for formal matters, pro   |   |  |  |  |
| Dispositi   | on of Claims   |  |   |  |  |  |
| 5)□<br>6)⊠<br>7)□<br>8)□<br><b>Applicati</b><br>9)□<br>10)⊠   | Claim(s) 1-20 is/are pending in the application.  4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed.  Claim(s) 1-20 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or  on Papers  The specification is objected to by the Examine The drawing(s) filed on 15 January 2004 is/are:  Applicant may not request that any objection to the examine of the oath or declaration is objected to by the Examine                         | wn from consideration.  r election requirement.  r.  a)  accepted or b)  objected drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj       | e 37 CFR 1.85(a).<br>ected to. See 37 CFR 1.121(d).                                 |  |  |  |
| 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.  |  |  |   |  |  |  |
| Priority under 35 U.S.C. § 119  12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:  1. Certified copies of the priority documents have been received.  2. Certified copies of the priority documents have been received in Application No  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received. |  |  |   |  |  |  |
| 2) Notice 3) Inform   | e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date 3/29/04.  | 4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:   |   |  |  |  |

Art Unit: 1765

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-5, 17, 18 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamaguchi (US 2003/0232491).

Yamaguchi describes a method for forming MOSFET comprising: forming a gate insulator silicon oxide on the substrate (paragraph [0041]); forming a nitrided gate insulator (paragraphs [0042-0045, 0061-0065]); performing a thermal processing (claimed anneal procedure) (paragraphs [0049-0051]); forming a conductive gate structure on a portion of the nitrided gate insulator (paragraphs [0052,0053]); forming a LLD source/drain regions on the substrate using he gate electrode structure as the mask (claimed forming LLD source/drain regions in the area of the substrate not covered by the conductive gate structure) (paragraph [0053]); forming sidewall insulator spacers on the side of the gate structure (paragraph [0054]); forming a heavily doped source/drain regions in the area not covered by the gate structure and the sidewall spacers (paragraph [0055]).

Referring to claims 2, 3 and 18, the silicon oxide gate insulator is formed by thermal oxidation at a thickness of 10 angstrom (paragraph [0041]) and nitrided silicon dioxide layer would have an equivalent oxide thickness of about 10 angstrom.

Art Unit: 1765

Referring to claim 4, the nitride silicon dioxide layer would have a dielectric constant between 3.9-7.8.

Referring to claim 5, the nitrided gate insulator layer is formed by plasma nitridation procedure at 50-3000 Watts using N2 and He (paragraph [0064]).

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 6-16, 19, 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi as applied to claims 1 above, and further in view of Shih et al. (US 6,387,761).

Referring to claim 6, Yamaguchi doesn't describe forming the nitrided gate insulator layer by annealing process at T 600-1100 degrees C in either NH3, NO, or N2O. Shih teaches that nitrided gate insulator can be formed either by a plasma process or a thermal nitridation (claimed annealing) at T 800-950 degree C in NH3 (col. 4, line 5-27). At the time of the invention, one skilled in the art, in light of Shih, would find it obvious to use either process to from the nitride gate insulator layer with a reasonable expectation of success.

Referring to claims 7-9, 19, 20 Yamaguchi doesn't describe the annealing process comprises hydrogen. Shih teaches the annealing process is done in N2/H2 gases (col. 4, line 29-67). It would have been obvious for one skilled in the art to modify Yamaguchi's annealing process by adding H2 because Shih teaches that annealing in N2/H2 would eliminate defects

Art Unit: 1765

such as pinholes in silicon nitride and cure defects such as dangling bonds at the silicon nitride/polysilicon electrode surface to form a high quality interface between silicon nitride and polysilicon electrode. The annealing T is 700-850 degrees C, with a H2 concentration including 10 % and the annealing time is 60-180 seconds (col. 4, line 53-67).

Unlike claimed invention, applied prior art above doesn't describe the anneal procedure is performed in the same tool to be used for deposition of the conductive gate material.

However, one skilled in the art at the time of the invention would find it obvious to perform different procedures including the annealing and deposition procedure in the same tool because it would eliminate the down time of transferring substrate to different tools that would reduce production yield and it also eliminate the contamination of the substrate when moving from one tool to the other.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DuyVu n. Deo whose telephone number is 571-272-1462. The examiner can normally be reached on 6:00-2:30 Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on 571-272-1465. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 1765

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Primary Examiner Duy-Vu N. Deo 9/19/05

ga